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It's great to be here with you today. I remember an equally sunny January day here in Pasadena 
when the first VLSI Conference was held at Caltcch two years ago. That seems such a short while 
ago, but the period since has been one of tremendous activity in VLSI, a time of real discovery and 
rapid progress. l'm really looking forward to the Technical Sessions of the next two days, to 
hearing about some of the best recent work in this exciting field. 
My talk today is about "The MPC Adventures". namely the multi-university, MultiProject Chip 
escapades of the past two years. I'll describe these adventures, and the new VLSI implementation 
system that made possible the economical, fast-turnaround implementation of VLSJ design projects 
on such a large scale. £'11 also describe the experiences I've had with the processes involved in 
generating new cultural forms such as the "Mead-Conway" VLSI design and implementation 
methodologies. One of my objectives today is to help you visualize the role that the "MPC 
Adventures" played in the generation of the methodologies. 
I am particularly interested in developing effective research methodologies in the sciences of the 
artificial. especially in areas such as engineering design. ·me sort of question that really interests me 
is: How can we best organize to create, validate, and culturally integrate new design methods ·in 
new technologies? What arc the research dynamics involved? Consider the following: 
When new design methods are introduced in any technology, especially in a new technology, a 
large-scale exploratory application of the methods by many designers is necessary in order to test 
and validate tl1e methods. A lot of effort must be expended by a lot of people, struggling to create 
many different systems, in order to debug the primitives and composition rules of the methodology 
and their interaction with the underlying technology. A similar effort must also be expended to 
generate enough design examples to evaluate the architectural possibilities of the design methods 
and the technology. That is the first point: A /of of exploratory usage is necessary to debug and 
evaluale new design methods. The more explorers that arc involved in this process, and the better 
they are able to communicate, the faster the process runs to any given degree of completion. 
Suppose some new design methods have been used and fairly well debugged by a community of 
exploratory designers, and have proven very useful. Now consider the following question: How can 
you take methods that arc new. methods that are not in common usc and therefore perhaps 
considered unsound methods. and tum them into sound methods? In other words, how can you 
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cause the cultural inTegration of the new methods. so that the average designer feels comfortable 
using the method!>, considers such usage to be pan of their normal duties. and works hard to 
correctly usc the methods? Such cultural integration requires a major shift in technical viewpoints 
by many, mC~ny individual designers. Changes in design practices usually require changes in the 
social organi7.ation in which the designer functions. These arc ditlicult obstacles to overcome. We 
sec that numbrrs arc important agam. leading us to the second point: A lot of usage is necessary to 
enable sufficient individual viewpoint shift:. and social organizntion shifts to occur to effect the cultural 
integraTion of The methods. The more designers involved in using the new methods, and the better 
they arc able to communicate with each other, the faster the process of cultural integration runs. 
When methods arc new and arc still considered unsound. it is usually impossible in traditional 
environments to recruit and organize the large numbers of panicipants required for rapid. thorough 
exploration and for cultural integration. Therefore. new design methods normally evolve via rather 
ad hoc. undirected processes of cultural diffusion through dispersed. loosely connected groups of 
practitioners. over relatively long periods of time. (Think. for example of the effect of the vacuum-
tube-to-transistor technology transition on the design practices of the electronic design community, 
or of the effect of the discretc-transistor-to·TfL technology transition). When the underlying 
technology changes in some important way. new design methods exploiting the change compete for 
market share of designer mind-time. in an ad hoc process of diffusion. Bits and pieces of design 
lore. design examples, design anifacts, and news of successful market applications, move through the 
interactions of individual designers. and through the trade and professional journals, conferences, 
and mass media. When a new design methodology has become widely integrated into practice in 
industry, we finally sec textbooks published and university courses introduced on the subject. 
I believe we can discover powerful alternatives to that long. ad hoc. undirected process. Much of 
this talk concerns the application of methods of experimental computer science to the particular case 
of the rapid directed creation, validation. and cultural integration of the new YLSI design and VLSI 
implementation methods within a large computer-communication network community. 
First I will sketch the evolution of the new VLSI design methods, the new VLSJ design courses. and 
the role that implementation played in validating the concepts as they evolved. Next I'll bring you 
up to date on the present status of the methods, the courses. and the implementation systems. 
Finally, I'll sketch of the methods that were used to direct this evolutionary process. We'll reflect a 
bit on those methods, and look ahead to other areas where such methods might be applied. 
2. Evolution of the VLSI Design Courses; Role of the MPC Adventures 
In the early 1970's, Carver Mead began offering a pioneering series of courses in integrated circuit 
design here at Caltcch. The students in these courses in MOS circuit design were presented the 
basics of industrial design practice at the time. Some of these students went on to do actual design 
projects, and Carver found that even those without backgrounds in device physics were able to 
complete rather ambitious projects after learning these basics. These experiences suggested that it 
might be feasible to create new and even simpler methods of integrated system design. 
In the mid 1970's, a collaboration was formed between my group at Xerox P/\RC and a group led 
by Carver here at Caltcch, to search for improved methods for VLSL design. We undcnook. an 
efTorr to create, document, and debug a simple. complete, consistent method for digital system 
design in nMOS. We hoped to develop and document a method that could be quickly learned and 
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applied hy digital system designers, folk s skilled in the problem domain (digital system architecu1re 
and design) but having limited backgwunds in the ~olution domain (circui t design and device 
physics). We hoped to generate a method that would enable the system designer to really exploit 
the architectural possibilities nf pbnar silicon technology without givi11g up the order of magnitude 
or more m area-time-energy performance sacrificed when usi ng the intermediate representation of 
logic gates as in, for example, tradiliunal polyccll or gate-array techniques. 
Om collaborative research on design methodology yielded important basic results during '76 and 
'77. We formulated some very simple rules for composing FEr switches to do logic and make 
registers. so that system designers could easily visualize the mapping of synchronous digital systems 
into nMOS. We formulated a simple set of conceptS for estimating system performance. We created 
a number of design examples that applied and Illustrated the methods. 
The .Mead-Conway Text 
Now. what could we do with this knowledge? Write papers? Just design chips? [ was very aware 
of the difficulty of bringing forth a new sys/em of knowledge by just publishing bits and pieces of it 
in among traditional work. 
I suggested the idea of writing a book, actually of evolving a book, in order to generate and 
imegratc the methods. and in August 1977 Carver and I began work on the Mead-Conway text. 
We hoped to document a complete, but simple. system of design knowledge in the text, along with 
detailed design examples. We quickly wrote a preliminary draft of the first three chapters of this 
text, making usc of the :'\Ito personal computers. the network, and the electronic printing systems at 
PARC. In parallel with this. Carver stimulated work on an importam design example here at 
Caltech, the work on the "OM2". Dave Johannsen carefully applied the new design methods as 
they were being documented. refined and simplitied. to the creation of this major design example. 
We then decided to experimentally debug the first three chapters of material by interjecting them 
into some university MOS design courses. An initial draft of the first three chaptersl(a) was used by 
Carlo Sequin at U.C. Berkeley, and by Carver Mead at Caltcch in the f.'lll of '77. During the fall 
and winter of '77-'78. Dave Johannsen finished and documented the new OM2 design. The OM2 
provided very detailed design examples that were incorporated into a draft of the first five 
chaptcrsl(b) of the text. We distributed that draft in February '78 into spring semester courses by 
Bob Sproull at CMU, and by Fred Rosenberger at Washington University, St. Louis. 
We were able to debug and improve the material in these early drafts by getting immediate 
feedback. from the '77-'78 courses. We depended heavily on usc of the ARPAnet for electronic 
message communications. Our work rapidly gained momentum. A number of people joined to 
collaborate with us during the spring of '78: Bob Sproull at CMU and Dick Lyon at PARC created 
the CIF 2.0 specification; Chuck Seitz prepared the draft of Chapter 7 on self-timed systems; H. T. 
Kung and several others contributed important material for Chapter 8 on Concurrent Processing. 
By the summer of '78 we completed a draft of the manuscript of the entire tcxtbook..l(c} 
The M IT78 VLSJ Design Course 
During the summer of 1978, I prepared to visit M.l.T. to introduce the first VLSI system design 
course there. This was to be a major test of the full set of new methods and of a new intensive, 
project-oriented form of course. I also hoped to thoroughly debug the text prior to publication. I 
wondered: How could l really test the methods and test the course contents? The answer was to 
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spend only half of the course on lectures on design methods: then in the second half, have the 
students do design projects. I'd then try t~ rapidly implement the projects and sec if any of them 
worked (and if not. find out what the bugs were). rhat way I cou ld discover bugs, or missing 
knowledge, or missing constraints in the drsign methods or in the course curriculum. 
l prepared a detailed outline for such a course. and printed up a bunch of the draft<; of the text. 
Bob Hon and Carlo Sequin organized the preparation of a "Guide to LSI lmplemcntation"2 that 
contained lots of practical infonnation rr~ lated to doing projects. including a simple library of cells 
for 1/ 0 pads, PLA 's, etc. I then travelled to M.l.T .. and began the course. It was a very exciting 
experience, and went very well. We spent seven weeks on design lectures, and then an intensive 
seven weeks on the projects. Shorlly into the project phase it became clear that things were 
working out very well, and that some amazing projects would result from the course. 
While the students were finishing their design projects, T cast about for a way to get them 
implemented. I wanted to actually get chips made so we could sec if the projects worked as 
intended. But more than that, I wanted to sec if the whole course and the whole method worked, 
and if so, to have demonstrable evidence that it had. So I wanted to take the completed layout 
descriptions and very quickly turn them into chips, i.e. implement the designs (We usc the term 
"VLSl implementation" for the overall process of merging the designs into a starting frame, 
convening the data into pauerning format, making masks, processing wafers, dicing the wafers into 
chips. and mounting and wire-bonding the chips into packages). 
We were fortunate to be able to make arrangements for fast implementation of those student 
projects following the MIT course. l transmitted the design files over the ARPAnct from M.1.T. on 
the east coast to some folks in my group at PARC on the west coast. The layouts of all the student 
projects were merged together into one giant multiproject chip layout, a trick. developed here at 
Caltech, !>O as to share the overhead of mask.making and wafer fab over all of the designs. The 
project set was then hustled rapidly through the prearranged mask and fab services. Maskmaking 
was done by Micro-Mask., Inc., using their new elccu·on-beam maskmaking system, aod wafer 
fabrication was done by Pat Castro's Integrated Circuit Processing Lab (ICPL) at HP Research, in 
Palo Alto. We were able to get the chips back to the students about six weeks after the end of the 
course. A number of the M.I.T. '78 projects worked, and we were able to uncover what had gone 
wrong in the design of several of those that didn'L 
The M.LT. course led to a very exciting group of projects. some of which have been described in 
later. publications. I'll now show a map and some photos of the project chip (see Ref. 6). The 
project by Jim Cherry, a transformational memory system for mirroring and rotating bit map image 
data, 1s particularly interesting, and was one of those that worked completely correctly. Jim's project 
is described in detail in the second edition of the Hon and Sequin Guidebook (see Ref. 5). 
Another interesting project is the prototype LISP microprocessor designed by Guy Steele, that was 
later described in an M.l.T. AI Lab report.3 
As a result of this course and the project experiences, we uncovered a few more bugs in the design 
methods, found constraints that were not specified, topics that were not mentioned in the text, that 
sort of thing. You can sec that the project implementation did far more than test student projects. 
It also tested the design methods, the text, and the course. 
During the spring of '79 we began preparing the final manuscript of the Mead-Conway text for 
publication by Addison-Wesley the following fal1.4 Hon and Sequin began preparing a major 
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revision of the Implementation Guide5 that would contain important things like a CIF primer, new, 
improved library cells, and so forth. l began preparing an " Instructor's Guide", based on the 
experiences and information from the M.I.T. '78 VLSI design course.6 containing a detailed coure 
outline. a complete set of :ecture notes. and homework assignments from that course. 1nese 
materials would help transport the cou rse to other environments. 
The M PC Adventures: M PC79 and M PC580 
rtl now describe the events surrounding the multiproject chip network adventures of the fall of 
1979 and spring of 1980. I remember thinking: "Well, ok, we've developed a text, and also a 
course curriculum that seems tr~nsponahle. The question now is, can the cours~ be transported to 
many new environments? Can it be transported without one of the principals running the course?" 
In renecting on the early work on the text by communicating with our collaborators via the 
ARPAnet. and by thinking about which schools might be interested tn offering courses, I got an 
idea: 1 f we could flnd ways of starung project-oriented courses at several additional schools, and if 
we could also provide VLS I implementation for all the resulling student projects, we could conduct 
a really large test of our methods. The course might be successful m some schools, and not in 
others, and we could certainly learn a lot from those experiences. I began to ponder the many ways 
we could usc the network to conduct such an adventure. 
We began to train instructors from a number of universities in the methods of teaching VLSI 
design. Doug Fairbairn and Dick Lyon ran an intensive sho rt course for PARC researchers during 
the spring of '79, and a videot.ape7 was made of that entire course. During the summer of '79, we 
began using those tapes as the basis for short, intensive "instructor"s courses" at PARC for 
university faculty members. Carver Mead and Ted Kehl also ran an instructor's course at the 
University of Wash ington. with the help of the PARC tapes, in the summer of '79. All "graduates'' 
of the courses received copies of the Instructo r's Guide, to use as a script at their schools. 
By early fall of '79. quite a few instructors were ready to offer courses. We at PARC gathered up 
our nerve. and then annou nced to this group of universities: "If you run courses, we will figure out 
some way so that at the end of your course. on a specified date, we will take in any designs that 
you transmit to us over the ARPAnet: we will implement those projects, and send back wire-
bonded, packaged chips for all of your projects within a month of the end of your course!" This 
multi-university, multiproject chip implementation effort came to be known as "MPC79". 
About a dozen universities joined to participate in MPC79. As this large university community 
became involved, the project took on the characteristics of a great "network adventure", with many 
people simultaneously doing large projects to test out new ideas. Through the implementation 
effort., studen ts hoped to validate their design projects, instructors would be able to validate their 
offering of the course, and we would be able to further validate and test the design methodology 
and the new implementation methods in development at PARC. 
We coordinated the MPC79 events by broadcasting a series of detailed "informational messages" 
out over the network to the project lab coordinators at each school. MSG#l announced the service 
and the schedule; MSG#2 distributed the basic library cells, including 110 pads and PLA cells; 
MSG# 3 described the "User's Guide" for interactions with the system; MSG#4 contained 
information about the usc of CIF2.0; MSG # 5 provided last-minute information just prior to the 
design deadline; MSG#6 was sent just after the implementation was completed, and contained 
news about the results of the entire effort. Figure 1 flowcharts the overall activity. 
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During thi"> period. Alan J3ell pioneered the architecture and teamed up with Martin Newell to 
develop a "VLSI implementation System", which is someth ing like a time-~haring operating system, 
or information management system. for providing remote access to mask and fab services. This 
system manages all user interactions, manages the data base of design Iiles. handles the logistics, the 
scheduling. enabling users all around the country to interact by electronic messages with (what they 
perceive to be) an automatic system that implements their projects. 
Figure 2 show5 a simple block diagram of the basic modules of the system. It contains a user 
message handler and an associated design file processing subsystem; these provide a means for 
interacting with users to receive requests for service, transmit status and error messages, a nd build 
the design-file data base. It also contai ns a die-layout planning and design-file merging subsystem 
used to pack all of the participants designs together into a mask specification following the design 
deadline time. Finally it contains a C lF to MEBES (electron beam maf>kmak.ing) format-conversion 
subsystem to prepare the data files for hand off to the foundry. 
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Figure 2 . Block Diagram of the VLSI Implementation System 
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Following is a photo (Fig. 3) of Alan nell operating the implementation system at PARC during the 
very final stages of project merging following the M PC79 design deadline. He's taken almost all of 
the designs, as identified in a display menu listing the project ID's, and packed them into the 12 
die-types of the project set 
Figure 3. Alan Bell using the Implementation System to merge the MPC79 projects 
For MPC79. the implementation system produced MEOES mask specifications contammg 82 
projects from 124 participating designers. merged into 12 die-types that were distributed over two 
mask sets. Thus there was a tremendous sharing of the overhead involved in the maskmaking and 
wafer fab. For MPC79 the masks were again made by Micro-Mask, Inc., and wafer fabrication was 
again done by HP-ICPL. Several chips of each project type were custom wire-bonded and prepared 
for shipment back to the designers, along with "implementation documentation"8 containing pinout 
information for the projects, electrical parameter measurements for the wafer lots. etc. Figure 4 
provides a visuali1.ation of the many projects conveyed lhrough one of the MPC79 wafer types, and 
of the corresponding of hierarchy of information associated with the project set 
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Just 29 days after the design deadline time at the end of the courses, packaged custom wire-bonded 
chips were shipped back to all the MPC79 designers. Many of these worked a:, planned, and the 
overalt activity was a great success. I'll now project photos of several interesting MPC79 projects. 
First is one of t11e multiproject chips produced by students and faculty researchers at Stanford 
University (Fig. 5). Among these is lhe tim prototype of the "Geometry Engine", a high· 
performance computer graphics image-generation system. designed by Jim Clark . That project has 
since evolved into a very interesting architectural exploration and development project.9 
t-egure !l . Photo of MPC79 Die-Type BK (containing projects from Stanford University) 
Another project that turned up in MPC79 was a LISP microprocessor10 designed by Holloway, 
Sussman, and Steele at MIT and DeJI at PARC. This "Scheme-79" chip is a further step in the 
evolution of LISP microprocessor architectures by the M.I.T. AI-Lab group. Their work is based on 
the prototype LISP microprocessor3 Guy Steele designed for the 1978 MIT course. 
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The results of this design methodology experimentation and demonstration were very exciting, and 
convinced us of the overall ment!. of the design methods. the courses. and the implementation 
infrastructure. We first reported on the results at the M.I.T. VLSJ conference in January 1980.11.12 
At PARC we then began the transfer of the implementation system technology to an internal 
operational group: the transfer was completed during the spring or 1980. lnat operational group 
now has the responsibility of providing VLSI implementation service within Xerox. They ran the 
implemental.ion system for a very large group of ~hools in the spring of 1980. in order to provide 
themselves with a full-scale test the overall operalion of the system. and to confirm the success of 
the technology transfer. That effort. known as "MPC580" 13. had about twice ac; many participants 
as did MPC79. 0\er 250 designers were inv,)Jved! They produced so many projectc;, including a 
number of full-die sized projects. that 5 mask sets were required. Although MPC580 involved a lot 
of maskmaking and wafer fabrication, the project set was turned around from design-cutoff to 
packaged chips in about six weeks. 
Some really interesting projects were created by the MPC580 designers. An example is the RSA 
encryption chip14 designed by Ron Rivest at MIT. Ron is a computer science theoretician and 
faculty member at M.I.T.. had taken the VLSl design course !.he previous fall. and had done a small 
project for MPC79. He and several other M.I.T. people then created the prototype RSA encryption 
chip architecture and design during the spring of 1980, in time for the MPC580 cutoff. 
I think you can now begin to sec the role the provision of implementation plays in stimulating 
architectural exploration, the offering of design courses. and the creation of design environments. 
3. Present Status of the \'LSI Design Courses and the VLSJ Implementation Systems 
The design methodology introduced in the Mead-Conway text has now become well integrated into 
the university computer science culture and educational curriculum. During the '79-'80 school year, 
courses were offered at about 12 univers1tics. During the present '80-'81 school year, courses are 
being offered at more than 80 universities. 
In addition, a number of industrial firms have begun to offer internal, intensive courses on the 
design methodology. ror example. courses arc being offered at several locations within Hewlett· 
Packard, under the leadership of Merrill 13rooksby, Manager of Corporate Design Aids at HP. The 
HP courses are project oriented, and provide students with fast-turnaround project implementation. 
firooksby believes that in addition to directly improving the skills of HP designers. the course plays 
an important role by providing a common internal base of design knowledge through which 
designers can communicate about work in other technologies (the "common culture effect"). 
Similar courses arc being offered at DEC, in an effort led by Lee Williams. Many olher industrial 
firms have begun using an excellent videotape VLSI system design course produced recently by 
VLSI Technology, Inc. (VTI).15 
Design aid concepts and software arc evolving rapidly in the university VLSI research community. 
During the work on MPC79, we began to sec very interesting new types of analysis aids originating 
at MIT. J'm thinking of the work of Clark Baker, Chris Terman, and Randy Bryant who began 
creating circuit extractors, static checkers, and switch simulators of 3 sort appropriate for our design 
mcthods. 16.17 lbcy began to provide access to such analysis aids over the network, aids that could 
be easily and efficiently used to partially validate projects prior to implementatiOn. These tools 
were used to debug some large projects prior to submission to MPC79 (for example, the Schcme-79 
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chip). Some of these tools arc now in routine usc at a number of other universities. I believe we'll 
soon sec analysis aids embodying these new concepts placed into widespread use in industry. 
A VLSI implementation system has been put into usc by Xerox Corporate Research to support 
exploratory VLSI system architecture and design within Xerox Corporation. Another 
implementation system is being operated by USC/IS! for the Defense Advance Research Projects 
Agency's (DARPA) VLSI research community, a community consisting of several large research 
universities (including M.l.T., CMU. Stanford, U.C. nerkeley, Caltech, etc.). and a number of 
Defense Department research contractors. (Danny Cohen will describe that system in a later talk) 
The initial system architecture of the system used for MPC79. and the operational experiences 
during MJ>C79. provided the knowledge on which the new Xerox and JSI systems were based. One 
of the major improvements contained in both these newer '\ystems is the fully-automated handling 
of user electronic message interactions and management of the design file data base. During 
MPC79, Alan Dell interacted with the designers with some machine assistance in message handling 
(using a menu-based graphical interface that made message-processing and file management 
interactions easy and fast), but in fact he did actually look at all user messages. When we ran 
MPC79, we couldn't predict the bounds on the information that would have to be conveyed 
between designer and system. The generation of that knowledge was an important result of 
MPC79. making it possible to automate the message handling and data base management in later 
systems. Our knowledge about the implementation system to foundry interface was also 
considerably expanded and refined during these experiences.18 
As I think back over the origins of the VLSI implementation system, it's clear that we didn't 
initially set out to create such a system. It was really a serendipitous result. We were extremely 
motivated and driven lO provide VLSI implementation to a large university community. I thought 
that it just might be possible to do that. 1 realized that pulling off VLSI implementation on such a 
vast scale would generate and propagate a lot of artifacts, and thus announce the presence of the 
new design culture, and help to culturally integrate our methods. So, we began working very hard 
at PARC to create ideas to bring down the cost per project and the overall turnaround time, and to 
scale up capabilities for handling as many designers as possible. 
Somewhere along the line I began to use the metaphor that "we're creating something for mask and 
fab that was like the time-shared operating system was for computing systems". Our idea was to 
create a system that provided remote-entry, time and cost-sharing access to expensive capital 
equipment, and that also managed the logistics of providing such access to a large user community. 
At that time. and even now in most integrated circuit design environments, the mask.making and 
wafer fabrication required to implement prototypes for a design project cost about $15,000 to 
$20.000, and with some luck take only three or four months getting through the various queues. 
(Designers using internal comapany facilities may not sec those costs, but I guarantee they're there; 
on the other hand, all IC designers are familiar with those long turnaround times). With that as 
background, we were really amazed when we added up the costs in dollars and time to implement 
Lhc projects in MPC79. By using the implementation system to provide shared access for a large 
community of users to what amounts to a "fast-turnaround silicon foundry" for rapid mask.maldng 
and wafer fabrication , we achieved a cost per project on the order of a few hundred dollars, and a 
total turnaround time of only 29 days! (And remember. we weren't using internal mask and fab 
facilities at PARC. but were instead going to outside foundry services.) 
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1lws we had demonc;trated that the time and cost to implement a prototype Vl.SI designs were as 
low as tJ1ey would he using ITL for an equivalent si1c designs. Howrvcr, on~.:c you've successfully 
prmotypcd a design in VI .Sl. you can lake tremendous advantage of the IO\\ replication costs and 
high-pcrfonnance of VLSI when competing against stmilar systems implementatcd in ·n·L. 
Therefore. I believe that in addition to the many business opponuniues in VLSl design aids and 
chip designs, there mu::.t abo be a substantial bu!:>iness oppllrtunities in the area of VLSl 
implementation systems and services, foundry service brokerage, and foundry services. 
Those of you who arc interested in learning more about the present courses and design aid 
cmironmcnts in tJ1c univcrsittes might read my recent column19 in Lambda Maga1ine. I'll now 
show a table (::.cc Table 1.) lrom that article that tabulates the courses, the computing and design-aid 
environments (as of summer 1980). and tJ1e proJect expcncncc at illc key group of 12 universities 
t.h::.~t collaborated wiill us at PARC during MPC79 and MPC580. You can sec some interesting 
paucrns of diffusion and convergence m this wblc. You can sec how new types of analysis aids arc 
being used illis year at most schools to qualify projects for implementation, and how rapidly those 
new concepts have swept through this university community, most of whom are on the ARPAneL 
4. Sketch of and Rcncctions on the Research Methods Used 
How was all of this done? Let's reflect on illcsc events, focussing on the research methods used to 
direct and help all of these different things jointly evolve. You'll notice a common idea running 
through all of these events: Fast-turnaround implementation provides a means for testing concepts 
and systems at many levels. It tsn ' t just used for testing the project chips. It also tests the design 
cnvtronments, IJ1c courses and instructional methods, the text materials. and the design methods. 
1'11 now describe a basic method of experimental computer science. and sketch how this method was 
applied to IJ1e generation of the VLSI design and implementation methodologies. Later I'll describe 
the resources required in order to direct this sort of large scale. experimental evolution of 
engineering knowledge and design practices. 
Experimental Method 
There is a basic experimental method that is t:sed in experimental computer science when we are 
exploring the space of what it is possible ro create. 'J he method is especially applicable when 
creating computer languages, operating systems, and various kinds of computing environments, i.e., 
applications where we provide primitives that many other people will usc to generate larger 
constructs. Suppose that you've conceived of a ne\1. sy::.tcm concept. and want to try it out 
experimentally. The method is simple: You build a prototype of a system embodying that 
concept, run the system, and observe it in operation. You might immediately decide, "Hey, this is 
just not feasible," and scrap ille idea right there; or you may think. "Well, maybe we can improve 
illings," or, "l.ct's try something slightly different," make !:>Orne revisions. and run the system again. 
Tl1is simp le, iterative procedure is sketched in Figure 6. After the experimentation has generated 
sufficient knowledge (for example, has demonstrated illc feasibility of the concept). you may make a 
transition into some later phase in illc evolution of the concept. 
What might such later phases be? Suppose you've successfully taken a new concept through a 
feasibil ity test, perhaps experimenting with a quick implementation illat you ran yourself. You may 
thtnk. "Wc11, let's build an improved prototype, and have some other user run it. I'll watch the 
user usc it, and sec what happens." After going around that loop a few times, and making further 
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rcfmcments. you may make the transi tion to building a prototype to be placed into extensive field 
trials by many users. Thinking back. you can sec how the de~ign course was t.1ken through a 
(O.K.) 
(on to the ext phase) 
t 
Figure 6. An Experimental Method 
succession of such phases, from feasibility to transfer to a few other "users" and on to full scale 
"field trials". By obtaining feedback from users and observating results at each step, you move on 
to on the next phase (see Fig. 7) of refinement and integration of that particular system. 
\ 
Feasibility Test of Concept 
\ 
First Prototype to be User Tested 
\ 
Development Prototype for Extended Field Trials 
~ 
Operational Version of System 
\ 
Figure 7. Some Phases in the Evolution of a System 
If we study the development of the VLSI design methodology, its validation, and its social 
propagation, you'll notice that the following has happened: The evolution of the methodology 
involved a multilevel cluster of systems that were being jointly evolved (sec Fig. 8). Each system in 
the cluster runs through the experimental loops, and passes through the various phases of its own 
evolution. Entries at the higher levels, for example the methodology, or the text. or the documents 
to support a course. might be more solid and in later phases of their evolution at any given time 
than, for example, a course in a particular school, or the design environment for that course. 
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Student design projects play a key role in this process, supporting new refinements in the higher 
level systems in the hierarchy every new school semester. Fast turnaround implementation of 
designs was used to close the experimental loop on all the systems in this hierarchy. 
Design Methodology 
\ 
Text, Instructors' Guide, ~md other Documents 
\ 
Courses 
\ 
Design F:nvironmcots 
\ 
Student Design Projects 
\ 
Implementation Methodology & Systems 
~ D~ign Prototypes 
Figure 8. The Joint Evolution of the Multi-Level Cluster of Systems 
If we think back over the evolution of these systems, we can sec h ow all these things were running 
in parallel in a rapidly enlarging social enterprise. The early courses run here at Caltech 
demonstrated that it migh t be feasible to create a simple design methodology. Following the period 
of basrc design methodology research, the prelimina ry courses run at Caltech, U.C. Berkeley, and 
CM U helped debug the emerging text documenting the new design methods. ·me newly 
documented methodology wac; then introduced into the M.l.T. '78 course, which became the 
prototype for the nc~ type of intensive, project-oriented courses. The results of that course 
prepared the way for seed ing sim ilar courses in many other schools. 
The text itself p::~ssed through drafts, became a manuscript, went on to become a published text. 
Design environments evolved from primitive C IF editors and CIF plotting software on to include 
all sons of ad\'anced symbolic layout generators and a nalysis aids. Some new architectural 
paradigmc; have begun to simila rly evolve. An example is the series of designs produced by the OM 
project here a t Caltech. At MIT there has been the work on evolving the LISP microprocessors.3.1° 
At Stanford, Jim Clark's prototype geometry engine, done as a project for MPC79, has gone on to 
become the basis of a very powerful graphics processing system architecturc,9 involving a later 
iteration of his prototype plus new work by Mark Hannah on an image memory processor.20 
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While these things were evolving, Dick Lyon undertook the important work of developing, 
debugging. and evolving a set of ba::.ic library cells (sec refs. 2,5) tlut would later be used in all of 
the courses hy ~II of the students in the MPC advcnwrcs. Again. in parallel with that, there was 
the iterative C\ olution through ~ series of experiments. from the early mulliprojcct chip sets to the 
remote entry muluprojcct ch1p done at MIT. to the early Implementation systems :u PARC, and 
now on to the automated implcmcntauon sy::.tcms at PJ\RC and USC- ISl. 
O ne thing w remember about this is t.hat such enterp rises arc organi7cd m the meta-level of 
research methodology and social organit.ation: they arc not planned in rully-instantiatcd detail using 
some sort of PEJrJ chan. 'J he evolution of a system of know ledge has a certain dynamics. 'll1cre 
is a great dc;il th.Jt happens concurrently. ' ll1crc is the necessity for various activities to reach some 
minimum sufficient stage of development in order to support clctivll~ at <;orne other icvcl. If things 
arc staged right. and people arr m close contact with each other dnd arc h1ghly mouvated by 
effective leadership, then a lot of these things can move rapidly forward together. But remember, 
there is always a wong clement of chance when folks go off exploring. The unfolding of the events 
depends upon what is discovered, and upon how well the opportunities presented by the discoveries 
arc seized upon and exploited by U1c overall community of explorers. 
The Network Conununity 
Some key resources arc required in order to organize such an enterprise. Perhaps the most 
important capttal resource that we drew upon was the computer-communications network. including 
the commun ications facilities made avai lable by the ARPJ\nct. ~nd the computing f~cilities 
connected to the J\RPAnct at P/\RC and at various universities. Such a computer-communication 
network is a really key resource for conducting raptd, large scale, interactive experimental studies. 
The networks enable rapid diffusion of knowledge through a large comiTluntty because of their high 
branching ratios. short time-constants. and flexibility of social structuring: any participam can 
broadcast a message to a large number of other people very quickly. It isn't like U1c phone, where 
the more peop le you try to contact. the more time-overhead tS added so that ynu stan spending all 
of your time trying to get your messages around instead of going o n and domg s0mething new. 
The high social branching ratios and short communications time constants of the networks also 
make possible the interactive modifications of the systems. all of these systems. while they arc 
running under test. If someone running a course. or doing a design. or creating a design 
environment hac; a problem. if they find a bug in the text or the design method. they can broadcast 
a message to the folks who arc leading that particular aspect of the adn~nturc and say, "Hey! I've 
found a problem." The leaders can then go off and think, "Well. my God! llow arc \\C going to 
handle this?" When they've come up wiUl some solution. they can broadcast it through the network 
to the relevant people. Thus they can modify the operation of a large. cxrcrimcntal. multi-person, 
social-technical system while it is under test. They don't have to run everything through to 
completion. and then start all over again, in order to handle contingencies. This is a subtle but 
tremendously important function performed by the network, and is simi lar to having an interactive 
run-time environment when creating and debugging complex software systems. 
There is another thing that happens in the network: it's relatively easy to get people to agree to 
standards of various kinds. if the standards enable access to interesting servers and services. For 
example, CIF became a de facio standard for design layout interchange because we at P/\RC said 
"if you send a CIF file to us we will implement your project". ~verybody put their designs in CIFI 
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We answered our own questions: "Is CIF documented well enough to he propagated around? Does 
it really work anyway? Docs it have the machine independence we've tried for?" That way we 
debugged CIF and culturally integrated CIF. 
Such networks enable large, geographically dispersed group of people to function as a tightly-knit 
research and development community. New forms of competitive-collaborative practices are 
enabled by the networks. The network provides the opportunity for rapid accumulation of sharable 
knowledge. Much of what goes on is captured electronically - - designs, library celts, rcc.ords of 
what has happened in the message traffic, design-aid software and knowledge - - all can be captured 
in machine representable form, and can be easily propagated and shared. 
One reason for the rapid design-environment development during '79-'80 was a high degree of 
collahor;Hion omong the schools. Often. ao; useful new de-;ign aids were created, they were quickly 
shared. Many of the schools had similar computing environments, and the useful new knowledge 
diffused rapidly via the ARPAnet. 
Another reason for rapid progress was keen competition among the schools and among individual 
participant~. The schools shared a common VLSI design culture; during '79-'80 all used the same 
implementation system, and batches of projects from the schools were often implemented 
simultaneously. Therefore, project creation. innovations in system architecture, and innovations in 
design aids at each of the schools were quite visible to the others. Students and researchers at MIT, 
Stanford. Cahech, CMU, U.C. Berkeley, etc., could v1sualize the state of the art of each other's 
stuff. These factors stimulated competitiun, which led to many ambitious, innovative projects. 
Successful completion of designs, and thus p3rticipation in such competition, depended strongly on 
the quality of the design environmem in each school. Therefore, there was strong pressure in each 
school to have the latest, most complete set of design aids. This pressure tended to counter any "not 
invented here" opposition to importing new ideas or standards. The forces for collaboration and for 
competition were thus coupled in a positive way, and tl1ere was "gain in the system". 
Now. think: back to the question. "How do unsound methods become sound methods?" Remember, 
you need large scale usc of methods to validate them, and to produce the paradigm shifts so that 
the method-; will be culturally integrated. In industry, it's very difticult to take some new proposed 
technique for doing things and put it in usc in a large scale in any one place; a manager trying such 
things would be accused of using unsound methods. However, in the universities, especially in 
graduate courses in the major research universities, you have a chance to experiment in a way you 
might not in industry, a way to get a lot of folks to try out your new methods. 
A final note about our methods: The major human resources applied in all of these adventures 
were faculty members, researchers, and students in the universities. The research of the VLSI 
System Design Area has often involved the experimental introduction and debugging of new 
technical and procedural techniques by using the networks to interact with these folks in the 
univers1llcs. These resources and methods were applied on a very large scale in the MPC 
adventures. There arc risks associated with presenting undebuggcd technology and methods to a 
large group of students. However, we have found U1e universities eager to run these risks with us. 
It is exciting, and I believe that it is appropriate for university students to be at the forefront, 
sharing in the adventure of creating and applying new knowledge. The student designers in the 
MPC advemurcs not only had their projects implemented, but also had the satisfaction of being part 
of a larger experimental effort that would impact industry-wide procedures. 
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Tht'se experiences suggest opponumt1cs and provide a script for university-government-industry 
collaboration in de' eloping new design metJ10dologies and new supporting infrastructure in many 
areas of' cngineenng design. l'hc universl(.ies can provide the cxpcruncnt.tl and intellectual arena; 
government can provide infrastructure and univerSity research funding; industry can provide 
knowledge about and access to modern, expensive. capita l equipment that can implement 
experimental designs created by university students and rc-;earchers. Modern computer-
communications networks, properly used, can tic all these acuvitics wgcthcr. The implementation 
of designs closes all the experimental loops. 
5. Looldng Ahead 
I wonder where we might apply some of these methods next? Where might some of you apply 
mctlwds like these in order to aggrcs~1vcly explore new areas? Well, first of all. there certainly are 
tremendous opportunities further discoveries and evolutionary progress in VLSI design and 
implementation methodology. 
We arc now seeing the beginnings of new architectural methodologies appropriate for VLSI in a 
number of specialized areas of application. ror example you might study tJ1e work t11at Dick. Lyon 
is doing to create a new architectural set of "VLSI buildmg blocks" for bit-serial digital signal 
proccssing.21 Wouldn't it be interesting if t11ose techniques could now be tried in a few courses? 
We'd find out if people can really learn about signal processing wiLi VLSI, and then quickly 
compose working systems, thus providmg a reality test of Dick's ideas. 
ll1cre arc many other areas of digital system architecture ripe for the introduction of new 
a(chitectural methodologies appropriate for VLSI. There arc areas like computer graphics for 
providing high-bandwidth visual displays for interactive personal computing systems, and the 
generation of computer images for electronic printing and plotting. There's image processing, taking 
digiuz.ed input im:1ge data and processing it to rccogni7e and d..:tect t11ings, with applications in 
OCR ~ystcmo;, 'isual input systems for controlling robots. smart visual sensors for various defense 
systems. tJ1at ~on of thing. '!'here arc area~ like data encrypuon and decryption. So there's a whole 
world of spccwlitcd architectural areas that people can now explore. given tJ1at they have access to a 
VLSI design environment and to quick turnaround Implementation to try out their ideas. As 
successes accumulate. the underlying knowledge and t11c detailed design files can be rapidly 
propagated around the VLSl network commu nity. 
'!'here arc many opportunities for evolving new design and analysis aids appropriate for the new 
design met11odology. Progress has been rapid so far. 19 but there ts plenty more to do. Those 
interested in creating and testing new design aids might ask yourselves "What can I create and then 
introduce over ilie network that would be valuable to the VLSI community, tl1at might integrate 
wiili the overall activity?" That line of thinking, taking into account me current state of the 
community, and me means of introducing new ideas into the community for testing and validation, 
may increase your chances of successfully creating something mat becomes cu lturall y integrated. 
For example, the early circuit extractor work. done by Clark Dak.er16 at MIT became very widely 
known because Clark made access tn the program available to a number of people in the network 
community. From Clark's viewpoint. this further tested the program and validated the concepts 
involved. Out Clark's usc of the network made many. many people aware of what the concept was 
abouL The extractor proved so useful t11at knowledge about it propagated very rapidly through the 
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community. (Another facLOr may have been the clever and often bizarre error-messages that Clark's 
program generated when it found an error in a user's design!} 
Another area of opportunity is in the evolution of standards. For example, we need a standard 
"process test chip" for the back-end foundry interface. so that design~rs and foundry operators will 
ha\C a mechanism for deciding to shake hands and exchange dollars for wafers. Although some 
strawman versions have been proposed. there is no standard now. Perhaps a standard process test 
chip could be evolved by inserting strawman versions into wafers that arc run for university 
multiproject chips sets. The community could then gradually converge on a workable standard. 
There arc opportunities for further evolution of implementation systems. Also, similar design and 
implementation methods could be mapped into technologh::s other than nMOS. Design primitives, 
design rules. and design examples could be created. for example. for CMOS and then run through 
the same kind of scenario as above to introduce those into a university community. 
l myself have become interested in the prospects for bringing about a convergence of the work in 
VLSI design methodology with work based in knowledge engineering.22•23 There is the possibility 
of creatmg knowledge-based expert systems to aid VLSl system designers. I can imagine directing 
the evolution of such expert systems by using similar methods to those described above: trying out 
idea~. prototyping them, evaluating them, and bringing them in large-scale use within a computer-
communication network community. But an added twist is possible here, that of making knowledge 
about expert systems accessible to the larger CS community, a community now knowing about 
VLSI. That way we could help to generate a common literacy about knowledge. a common 
knowledge representation language, and knowledge about the methods of knowledge ::!ngineering. 
You'll note that the experiment.al methods described in this talk aren't limited to application in the 
exploration of microelectronic system design. I find it fascinating to think about applying these 
methods to the rapid exploration of other domains of engineering design that may be operating 
under new constraints, and thus be full of new opportunities. 
For example. it is becoming common in some industrial environments for folks to do mechanical 
system design by using computers to specify the shape and dimensions of parts and to generate the 
tapes for numcncally controlled machine LOols that can Implement the parts. Consider the 
opportunity here: What if we documented a simple design method for creating mechanical systems 
under the assumption that the parts arc to be remotely machined and assembled in some sort of 
"magical automatic factory". Then ask the question, "Well, how would you teach mechanical 
design under the many new constraints imposed by the remote factory?" Lf you had access to such a 
factory. or if you could even emulate it using manual procedures where necessary, you could put in 
place the same sort of overall experimental environment to develop from very early crude principles 
some sort of new design methodology that would be appropriate for that environment. In that way 
one could evolve an entire design culture of methods, courses, design examples, design aids, etc., 
using the methods described above, and that culture could be rapidly spread out through the 
networks into a large university community. 
1 am very interested in studying and experimenting further wiU1 techniques for creating, refining, 
and culturally integrating new engineering design methodologies. If any of you folks engage in 
similar work, especially within the university computer-communications network community, I'd be 
very interested in learning of your experiences. I'd enjoy brainstorming with you on how to 
improve the underlying methods, and how to spread knowledge about the results. 
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1 am deeply indebted to many people for their contributions and help in creating the design 
methods. the textbook, and the implcment.auon mCLhods and system. and also the university VLSI 
design courses. design environmenb, and research programs. There arc literally hundreds of people 
who ha've played Important roles in the overall activity. Students, researchers. and faculty members 
in the universities. and a number of industrial researchers. industnal research managers, and 
~overnment research program managers ha\ c been actively involved tn these events. I am at a loss 
to acknowledge all of the individual participants. 
However. I would like to individually acknowledge some some folks at PARC who've worked on 
this research since the early days. I am thinking of Doug Fairbairn. who was wilh us during the 
key early years: Dick Lyon. who has contributed so much to the effort, Alan Bell and Martin 
Newell for their innovations and efforts in lhe creation nf VLSI implementation systems that have 
supported so well the validation and spread of VLSI knowledge. I'd cspccialJy like 10 acknowledge 
the support and encouragement that aJI of us m PA RC have rcce1ved over the years from the senior 
research management of Xerox Corporation. in particular, from l3crt Sutherland. 
Let's look at the photo of Alan Bell again (Fig. 3), and think back to the MPC79 effort. I'm sure 
you now sense that MPC79 was not just a technical effort. that there was a tremendous human 
dimension to the project. So many folko; were simultaneously creating and trying out things: 
students and researchers trymg out new designs that were very, very important to them: instructors 
and project lab coordinators trying out the new courses and project lab facilities; at PARC the new 
implementation system was coming into existence, under the pressure of trying to provide VLSI 
implementation service to the many university designers. ' I his built up into a tremendously exciting 
experience for all participants. a g1ant network adventure that climaxed as the design-cutoff time 
approached, and the final rush of design files flowed through the ARPAnet to PARC. 
So when you sec someone interacting with a personal computer connected to a network. rather than 
jumping to the conclusion that you arc observing a reclusive hacker running an obscure program, 
you might ask yourself "I wonder what adventures this person is involved in?" Remember, you 
may be observing a creatively behaving individual who is participating in. or perhaps even leading, 
some great adventure out in the network! 
These events arc reminiscent of the pervasive effects of the telegraph and the railroads, as they 
spread out everywhere during the nineteenth century. providing an infrastructure people could use 
to go on adventures, to go exploring, and to send hack news of what they had found. [ think of 
personal computers and the computer communication networks as a similar Sllrt. of infrastructure, 
but here and now. as we explore the modern frontier - - the frontier of what we can create. 
The new knowledge and products our VLSI design community is creating will have tremendous 
social impact. by helping rapidly spread and increasing the power of the new personal computing 
and computer-communication infrastructure. 
Thus your work in computer science and VLSI system design is expanding the opportunities for all 
of us to go on all sorts of grand adventures in the future! 
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